



Preliminary

TFT LCD Preliminary Specification

MODEL NO.: V315H3- LE3

Approved By	TV Product Marketing & Management Div
	Chao-Chun Chung

Reviewed By	QA Dept.	Product Development Div.		
	Hsin-nan Chen	WT Lin		

Prepared By	LCD TV Marketing and Product Management Div.				
Ртерагео бу	Vincent Chou	David Kuo			

CHIMEI INNOLUX







1. G	ENERAL DESCRIPTION	5
	1.1 OVERVIEW	5
	1.2 FEATURES	5
	1.3 APPLICATION	5
	1.4 GENERAL SPECIFICATIONS	5
	1.5 MECHANICAL SPECIFICATIONS	5
2. A	BSOLUTE MAXIMUM RATINGS	6
	2.1 ABSOLUTE RATINGS OF ENVIRONMENT	6
	2.2 PACKAGE STORAGE	6
	2.3 ELECTRICAL ABSOLUTE RATINGS	7
3. E	LECTRICAL CHARACTERISTICS	8
	3.1 TFT LCD MODULE	8
	3.2 BACKLIGHT UNIT	10
4. B	LOCK DIAGRAM OF INTERFACE	13
	4.1 TFT LCD MODULE	13
5. IN	NTERFACE PIN CONNECTION	14
	5.1 TFT LCD MODULE	14
	5.2 BACKLIGHT UNIT	
	5.3 CONVERTER UNIT	17
	5.4 BLOCK DIAGRAM OF INTERFACE	19
	5.5 LVDS INTERFACE	21
	5.6 COLOR DATA INPUT ASSIGNMENT	22
6. IN	NTERFACE TIMING	23
	6.1 INPUT SIGNAL TIMING SPECIFICATIONS	23
	6.2 POWER ON/OFF SEQUENCE	26
7. C	PTICAL CHARACTERISTICS	27
	7.1 TEST CONDITIONS	27
	7.2 OPTICAL SPECIFICATIONS	27
8. D	EFINITION OF LABELS	31
	8.1 CMI MODULE LABEL	31
9. P	ACKAGING	32
	9.1 PACKING SPECIFICATIONS	32
	9.2 PACKING METHOD	32
10.	PRECAUTIONS	34
	10.1 ASSEMBLY AND HANDLING PRECAUTIONS	34
	10.2 SAFETY PRECAUTIONS	34
	10.3 STORAGE PRECAUTIONS	34





Preliminary

TI. REGULATORY STANDARDS	ა
11.1 SAFETY	3
12. MECHANICAL CHARACTERISTIC	3





Preliminary

REVISION HISTORY

Version	Date	Page (New)	Section	Description
Version Ver 1.0	Date	Page (New)	Section	Preliminary Specification was first issued.



Preliminary

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V315H3- LE3 is a TFT Liquid Crystal Display module with LED Backlight unit and 2ch-LVDS interface. The display diagonal is 31.5". This module supports 1920 x 1080 Full HDTV format and can display true 16.7M colors (8-bit/color).

1.2 FEATURES

- Optimized Brightness 450nits
- Contrast Ratio (6000:1)
- Fast Response Time (8ms)
- Color Saturation NTSC 72%
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) Only Mode
- LVDS (Low Voltage Differential Signaling) Interface
- Viewing Angle: 176(H)/176(V) (CR>20) MVA Technology
- Color Reproduction (Nature Color)

1.3 APPLICATION

- -TFT LCD TVs
- -Optimized Brightness, Multi-Media Displays

1.4 GENERAL SPECIFICATIONS

Item	Item Specification			
Active Area	Active Area 698.4(H) x 392.85(V)		(1)	
Bezel Opening Area	705.4(H) x 399.8 (V)	mm	(1)	
Driver Element	a-si TFT active matrix	-	-	
Pixel Number	1920x R.G.B. x 1080	pixel	-	
Pixel Pitch(Sub Pixel)	0.12125 (H) x 0.36375 (V)	mm	-	
Pixel Arrangement	RGB vertical stripe	-	-	
Display Colors	16.7M	color	-	
Display Operation Mode	Transmissive mode / Normally Black	-	-	
Surface Treatment	Anti-Glare coating (Haze 11%) Hard Coating (3H)	-	(2)	

1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
Module Size Weight	Horizontal (H)	740.4	741.4	742.4	mm	Module Size
	Vertical (V)	434.8	435.8	436.8	mm	
	Depth (D)	14.2	15.2	16.2	mm	To Rear
		34.9	35.9	36.9	mm	To Boss
	Weight		4310		g	

Note (1)Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth does not include connectors.





Preliminary

2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	V	alue	Unit	Note
item	Symbol	Min.	Max.	Offic	Note
Storage Temperature	T _{ST}	-20	+60	ōC	(1)
Operating Ambient Temperature	T_OP	0	50	ōC	(1), (2)
Shock (Non-Operating)	S _{NOP}	-	50	G	(3), (5)
Vibration (Non-Operating)	V_{NOP}	-	1.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 $^{\circ}$ C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 \sim 200 Hz, 30 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.









Preliminary

2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Offic		
Power Supply Voltage	Vcc	-0.3	13.5	V	(1)	
Input Signal Voltage	VIN	-0.3	3.6	V	(1)	

2.3.2 BACKLIGHT CONVERTER UNIT

Item	Symbol	Test Condition	Min.	Туре	Max.	Unit	Note
Light Bar Voltage	V_W	Ta = 25 °C	-	-	60	٧	
Converter Input Voltage	V_{BL}	-	0	-	30	V	
Control Signal Level	-	-	-0.3	-	7	V	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.





Preliminary

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

	,								
	Parameter				Value	Unit	Note		
	Param	elei	Symbol	Min.	Тур.	Max.	Uriit	Note	
Power Sup	oply Voltage		V _{CC}	10.8	12	13.2	V	(1)	
Rush Curr	ent		I _{RUSH}	_	_	2.7	Α	(2)	
		White Pattern	_		0.58	-	Α		
Power Supply Current		Black Pattern	_	_	0.44	-	Α	(3)	
		Horizontal Stripe	_	_	0.58	0.62	Α		
	Differential In Threshold Vo		V_{LVTH}	+100	-1	_	mV		
	Differential In Threshold Vo	nput Low	V_{LVTL}	_		-100	mV		
LVDS interface	Common Inp	out Voltage	V _{CM}	1.0	1.2	1.4	V	(4)	
	Differential ir (single-end		V _{ID}	200	_	600	mV		
	Terminating	Resistor	R _T		100	_	ohm		
CMOS	Input High T	Input High Threshold Voltage			_	3.3	V		
interface	Input Low Th	reshold Voltage	V _{IL}	0	_	0.7	٧		


Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:







Preliminary




Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 \pm 2 $^{\circ}$ C, f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.






Active Area






Preliminary



Note (4) The LVDS input characteristics are as follows:



3.2 BACKLIGHT UNIT

3.2.1 LED LIGHT BARCHARACTERISTICS (Ta = 25 ± 2 $^{\circ}$ C)

Parameter	Symbol		Unit	Note		
Farameter	Syllibol	Min.	Тур.	Max.	Offic	Note
Light Bar Voltage	V_{W}	-	-	47.6	V	$I_L = 80 \text{mA}$
Forward Voltage	V_{f}	3.0	-	3.4	V	I _L =80mA
LED Current	IL	75.2	80	84.8	mA	

3.2.2 CONVERTER CHARACTERISTICS (Ta = 25 ± 2 $^{\circ}$ C)

Parameter	Cymbol		Value	Unit	Note		
raiaillelei	Symbol	Min.	Тур.	Max.	Offic	Note	
Power Consumption	P_{BL}	1	48.0	52.8	W		
Converter Input Voltage	V_{BL}	22.8	24	25.2	V_{DC}		
Converter Input Current	I_{BL}	-	2.0	2.2	Α		
Dimming Frequency	F _B	150	160	170	Hz		
Minimum Duty Ratio	D _{MIN}	5	10	-	%	(1)	

Note (1) 5% minimum duty ratio is only valid for electrical operation.





Preliminary

3.2.3 CONVERTER INTERFACE CHARACTERISTICS

Parameter	Cymbol	Symbol Test		Value		Unit	Note	
Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
On/Off Control Voltage	ON	VBLON	_	2.0	_	5.0	V	
On/On Control Voltage	OFF	VBLOIN	_	0	_	0.8	V	
Internal PWM Control	MAX	VIPWM	_	3.0	3.15	3.3	V	maximum duty ratio
Voltage	MIN	VIPVVIVI	_	_	0	_	V	minimum duty ratio
External PWM Control	HI	VEPWM	_	2.0	_	5.0	٧	Duty on
Voltage	LO	VEPVVIVI	_	0	_	0.8	V	Duty off
Error Signal	ERR	_	_	_	_)	Abnormal: Open collector Normal: GND (4)	
VBL Rising Time	Tr1	_	30		-	ms	10%-90%V _{BI}	
VBL Falling Time		Tf1	_	30			ms	10 /6-30 /6 V BL
Control Signal Rising Ti	me	Tr	-			100	ms	
Control Signal Falling Ti	me	Tf	7		_	100	ms	
PWM Signal Rising Time	е	TPWMR		_	_	50	us	
PWM Signal Falling Tim	е	TPWMF	-		_	50	us	
Input Impedance		Rin	_	1	_		ΜΩ	
PWM Delay Time		TPWM	_	100	_	_	ms	
BLON Delay Time		T _{on}	_	300	_	_	ms	
DEON Delay Tille	T _{on1}	_	300	_	_	ms		
BLON Off Time		Toff	_	300	_	_	ms	

- Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.
- Note (2) The power sequence and control signal timing are shown in the following figure. For a certain reason, the converter has a possibility to be damaged with wrong power sequence and control signal timing.
- Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:


Turn ON sequence: $VBL \rightarrow PWM \text{ signal } \rightarrow BLON$

Turn OFF sequence: BLOFF \rightarrow PWM signal \rightarrow VBL

Note (4) When converter protective function is triggered, ERR will output open collector status.



Preliminary






Preliminary

4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE



www.panelook.com



Preliminary

5. INTERFACE PIN CONNECTION

5.1 TFT LCD MODULE

CNF1 Connector Pin Assignment


Pin	Name	Description	Note
1	GND	Ground	
2	N.C.	No Connection	
3	N.C.	No Connection]
4	N.C.	No Connection	(2)
5	N.C.	No Connection	
6	N.C.	No Connection	
7	SELLVDS	LVDS data format Selection	(3)(5)
8	N.C.	No Connection	(2)
9	ODSEL	Overdrive Lookup Table Selection	(4)(6)
10	N.C.	No Connection	(2)
11	GND	Ground	, · · ·
12	ERX0-	Even pixel Negative LVDS differential data input. Channel 0	
13	ERX0+	Even pixel Positive LVDS differential data input. Channel 0	1
14	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	,_,
15	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	(7)
16	ERX2-	Even pixel Negative LVDS differential data input. Channel 2	
17	ERX2+	Even pixel Positive LVDS differential data input. Channel 2	
18	GND	Ground	
19	ECLK-	Even pixel Negative LVDS differential clock input.	
20	ECLK+	Even pixel Positive LVDS differential clock input.	(7)
21	GND	Ground	
22	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	
23	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	(7)
24	N.C.	No Connection	
25	N.C.	No Connection	(2)
	GND	Ground	
26	GND		
27		Ground	
28	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0	
29	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0	
30	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	(7)
31	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	, ,
32	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2	
33	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2	
34	GND	Ground	
35	OCLK-	Odd pixel Negative LVDS differential clock input	(7)
36	OCLK+	Odd pixel Positive LVDS differential clock input	(- /
37	GND	Ground	
38	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	(7)
39	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	(,)
40	N.C.	No Connection	(2)
41	N.C.	No Connection	(2)
42	GND	Ground	
43	GND	Ground	
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	(2)
48	VCC	Power input (+12V)	
49	VCC	Power input (+12V)	
50	VCC	Power input (+12V)	
51	VCC	Power input (+12V)	





Preliminary

Note (1) LVDS connector pin order defined as follows




- Note (2) Reserved for internal use. Please leave it open.
- Note (3) Low = Open or connect to GND: VESA Format, High = Connect to +3.3V: JEIDA Format.
- Note (4) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance with the frame rate to optimize image quality.

Low = Open or connect to GND, High = Connect to +3.3V

ODSEL	Note
L or open	Lookup table was optimized for 60 Hz frame rate.
Н	Lookup table was optimized for 50 Hz frame rate.

Note (5) LVDS signal pin connected to the LCM side has the following diagram. R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)




Note (6) ODSEL signal pin connected to the LCM side has the following diagram. R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)





Preliminary



Note (7) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel





Preliminary

5.2 BACKLIGHT UNIT

The pin configuration for the housing and the leader wire is shown in the table below. CN: 51281-1094 (Molex) or Equivalent

Pin №	Symbol	Feature
1	VLED+	Positive of LED String
2	VLLD+	1 ositive of EED offing
3	NC	NC
4	INC	INC
5	N1	
6	N2	
7	N3	Negative of LED String
8	N4	Negative of LLD String
9	N5	
10	N6	

5.3 CONVERTER UNIT

CN1(Header): Cvilux Cl0114M1HR0-LA or Equivalent

Pin №	Symbol	Feature					
1							
2							
3	VBL	+24V					
4							
5							
6							
7		GND					
8	GND						
9							
10							
11	ERR	Normal (GND) Abnormal (Open collector)					
12	BLON	BL ON/OFF					
13	I_PWM	Internal PWM Control					
14	E_PWM	External PWM Control					

Note (1) PIN 13:Internal PWM Control (Use Pin 13): Pin 14 must open.

Note (2) PIN 14:External PWM Control (Use Pin 14): Pin 13 must open.

Note (3) Pin 13(I_PWM) and Pin 14(E_PWM) can't open in same period.





Preliminary

CN2(Header): 51281-1094 (Molex) or Equivalent


Pin №	Symbol	Feature	
2	VLED+	Positive of LED String	
3 4	NC	NC	
5	N1		
6	N2		
7	N3	Negative of LED String	
8	N4	Negative of LLD String	
9	N5		
10	N6		





Preliminary

5.4 BLOCK DIAGRAM OF INTERFACE







Preliminary

EG0~EG7: Even pixel G data EB0~EB7: Even pixel B data OR0~OR7: Odd pixel R data OG0~OG7: Odd pixel G data OB0~OB7: Odd pixel B data

DE: Data enable signal DCLK: Data clock signal

- Note (1) The system must have the transmitter to drive the module.
- Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.
- Note (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.







Preliminary

5.5 LVDS INTERFACE

VESA LVDS format: (SELLVDS pin=L or open)



JEDIA LVDS format: (SELLVDS pin=H)



R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB)

B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal DCLK: Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".



Preliminary

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color.

The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

input.																									
												Da	ta S	igna	l										
	Color				Re	d							Gre	een							В	lue			
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	ВЗ	В2	В1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	Ŀ		:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
rica	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	1	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	÷		:∢	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
G G G. 1	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



Preliminary

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

The input signal timing specifications are shown as the following table and timing diagram.

· · ·							
Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	F _{clkin} (=1/TC)	60	74.25	80	MHz	
LVDS	Input cycle to cycle jitter	T_{rcl}	1		200	ps	(3)
Receiver Clock	Spread spectrum modulation range	Fclkin_mod	F _{clkin} -2%	_	F _{clkin} +2%	MHz	(4)
	Spread spectrum modulation frequency	F _{SSM}	_	_	200	KHz	(4)
LVDS Receiver	Setup Time	Tlvsu	600	_	-	ps	(5)
Data	Hold Time	Tlvhd	600	-	-	ps	(5)
	Frame Rate	F_{r5}	47	50	53	Hz	(6)
Vertical	Tramo riato	F _{r6}	57	60	63	Hz	(0)
Active Display	Total	Tv	1115	1125	1135	Th	Tv=Tvd+Tvb
Term	Display	Tvd	1080	1080	1080	Th	_
	Blank	Tvb	35	45	55	Th	_
Horizontal	Total	Th	1050	1100	1150	Tc	Th=Thd+Thb
Active Display	Display	Thd	960	960	960	Тс	_
Term	Blank	Thb	90	140	190	Тс	_

Note (1) Please make sure the range of pixel clock has follow the below equation:

 $Fclkin(max) \ge Fr6 \times Tv \times Th$

 $Fr5 \times Tv \times Th \ge Fclkin(min)$


Note (2) This module is operated in DE only mode and please follow the input signal timing diagram below:






Preliminary

INPUT SIGNAL TIMING DIAGRAM




Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = $IT_1 - TI$






Preliminary

Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM



Note (6) (ODSEL) = H/L or open for 50/60Hz frame rate. Please refer to 5.1 for detail information






Preliminary

6.2 POWER ON/OFF SEQUENCE

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the LED voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.





Preliminary

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit						
Ambient Temperature	Ta	25±2	°C						
Ambient Humidity	Ha	50±10	%RH						
Supply Voltage	V_{CC}	12V	V						
Input Signal	According to typical value	According to typical value in "3. ELECTRICAL CHARACTERISTICS"							
LED Current	I_L	80±4.8	mA						

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		(4200)	(6000)		-	(2)
Response Time		Gray to gray average		-	(8)	_	ms	(3)
Center Luminance of White		Lc		(360)	(450)		cd/m ²	(4)
White Variation		δW		-	-	1.3	-	(7)
Cross Talk		CT		-	-	4.0	%	(5)
Color Chromaticity	Red	Rx	θ_x =0°, θ_Y =0° Viewing Angle at Normal Direction		(0.624)	Тур +0.03	-	(6)
		Ry			(0.326)		-	
	Green	Gx		Typ -0.03	(0.316)		-	
		Gy			(0.626)		-	
	Blue	Bx			(0.153)		-	
		Ву			(0.050)		-	
	White	Wx			(0.280)		-	
		Wy			(0.290)		-	
	Color Gamut	CG			(72)		%	NTSC
Viewing Angle	Horizontal	θ_{x} +			88	-	Deg.	(1)
		θ_{x} -	CR≥20		88	-		
	Vertical	θ_{Y} +			88	-		
		θ_{Y} -			88	-		




Preliminary

Note (1) Definition of Viewing Angle (θx , θy):

Global LCD Panel Exchange Center

Viewing angles are measured by Autronic Conoscope Cono-80



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


Contrast Ratio (CR) = L255 / L0

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7)

Note (3) Definition of Response Time (Gray to Gray switching time):



The driving signal means the signal of Gray 0, 31, 63, 95, 127,159, 191, 223, 255. Gray to gray average time means the average switching time of gray 0, 31, 63, 95, 127,159, 191, 223, 255 to each other.





Preliminary

Note (4) Definition of Luminance of White (L_C):

Measure the luminance of gray level 255 at center point.

 $L_C = L$ (5), where L (x) is corresponding to the luminance of the point X at the figure in Note (7).


Note (5) Definition of Cross Talk (CT):

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:


 Y_A = Luminance of measured location without gray level 0 pattern (cd/m²)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m²)



Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.








Preliminary

Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$







Preliminary

8. DEFINITION OF LABELS


8.1 CMI MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.





- (a) Model Name: V315H3-LE3
- (b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

- (a) Manufactured Date: Year: 0~9, for 2010~2019
 - Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

31

- (b) Revision Code: Cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



Preliminary

9. PACKAGING

9.1 PACKING SPECIFICATIONS

(1) 7 LCD TV modules / 1 Box

(2) Box dimensions: 826(L)x376(W)x540(H)mm

(3) Weight: approximately 31 Kg (7 modules per box)

9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method





Figure.9-1 packing method




Preliminary

Sea / Land Transportation (40ft Container)







Sea / Land Transportation (40ft HQ Container)




Figure. 9-2 Packing method

33



Preliminar_\

10. PRECAUTIONS

Global LCD Panel Exchange Center

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow.

10.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

10.3 STORAGE PRECAUTIONS

When storing modules as spares for a long time, the following precaution is necessary.

- (1) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
- (2) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.





Preliminary

11. REGULATORY STANDARDS

11.1 SAFETY


The LCD module should be certified with safety regulations as follows:

Requirement	Standard	Remark
UL	UL60950-1:2006 or Ed.2:2007	
	UL60065 Ed.7:2007	
cUL/CSA	CAN/CSA C22.2 No.60950-1-03 or 60950-1-07	
COL/COA	CAN/CSA C22.2 No.60065-03:2006 + A1:2006	
СВ	IEC60950-1:2005 / EN60950-1:2006+ A11:2009	
CB	IEC60065:2001+ A1:2005 / EN60065:2002 + A1:2006 + A11:2008	



Preliminary


12. MECHANICAL CHARACTERISTIC







Preliminary





Preliminary



